LOGIN TO YOUR ACCOUNT

Username
Password
Remember Me
Or use your Academic/Social account:

CREATE AN ACCOUNT

Or use your Academic/Social account:

Congratulations!

You have just completed your registration at OpenAire.

Before you can login to the site, you will need to activate your account. An e-mail will be sent to you with the proper instructions.

Important!

Please note that this site is currently undergoing Beta testing.
Any new content you create is not guaranteed to be present to the final version of the site upon release.

Thank you for your patience,
OpenAire Dev Team.

Close This Message

CREATE AN ACCOUNT

Name:
Username:
Password:
Verify Password:
E-mail:
Verify E-mail:
*All Fields Are Required.
Please Verify You Are Human:
fbtwitterlinkedinvimeoflicker grey 14rssslideshare1
Sydow, T.; Blume, H.; Noll, T. G. (2003)
Publisher: Copernicus Publications
Languages: English
Types: Article
Subjects: TA1-2040, Engineering (General). Civil engineering (General)
Various reasons like technology progress, flexibility demands, shortened product cycle time and shortened time to market have brought up the possibility and necessity to integrate different architecture blocks on one heterogeneous System-on-Chip (SoC). Architecture blocks like programmable processor cores (DSP- and GPP-kernels), embedded FPGAs as well as dedicated macros will be integral parts of such a SoC. Especially programmable architecture blocks and associated optimization techniques are discussed in this contribution. Design space exploration and thus the choice which architecture blocks should be integrated in a SoC is a challenging task. Crucial to this exploration is the evaluation of the application domain characteristics and the costs caused by individual architecture blocks integrated on a SoC. An ATE-cost function has been applied to examine the performance of the aforementioned programmable architecture blocks. Therefore, representative discrete devices have been analyzed. Furthermore, several architecture dependent optimization steps and their effects on the cost ratios are presented.
  • The results below are discovered through our pilot algorithms. Let us know how we are doing!

    • Blume, H., Feldka¨mper, H., Hu¨bert, H., and Noll, T. G.: Analyzing heterogeneous system architectures by means of cost functions: A comparative study for basic operations, Proc. ESSCIRC, pp. 424-427, 2001.
    • Celeron/Pentium MMX, website, http://www.intel.com Davis, R., Zhang, N., Camera, K., Chen, F., Markovic, D., Chan, N., Nikolic, B., and Brodersen, R.: A Design Environment for HighThroughput, Low Power Dedicated Signal Processing Systems, Proc. CICC, pp. 545-548, 2001.
    • De Hon, A.: The Density Advantage of Configurable Computing, IEEE Computer, pp. 41-49, April 2000.
    • Feldka¨mper, H., Blume, H., and Noll, T. G.: Study of heterogeneous and reconfigurable architectures in the communication domain, Kleinheubacher Tagung, Oct. 2002.
    • Feldka¨mper, H. T., Schwann, R., Gierenz, V., and Noll, T. G.: Low Power Delay Calculation for Handheld Ultrasound Beamformers, Proc. IEEE Ultrasonics Symposium, 22.-25. October 2000, pp. 1763-1766, 2000.
    • Gupta, R. and Evripidou, P.: Design and implementation of an efficient general-purpose median filter network, Digital Signal Processing, 3, pp. 64-72, 1993.
    • Hausner, J. : Integrated Circuits for Next Generation Wireless Systems, Proc. ESSCIRC, pp. 26-29, 2001.
    • Keutzer, K., Malik, S., Newton, A., Rabaey, J., and SangiovanniVincentelli, A.: System-Level-Design: Orthogonalization of Concerns and Platform-Based Design, IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 12, pp. 1523-1543, Dec. 2000.
    • Pitas, I. and Venetsanopoulos, A.: Nonlinear Digital Filters, Kluwer, 1990.
    • TMS320C6711 datasheets, website, http://www.ti.com Trimedia SDE Documentation Set; 1998, http://www. semiconductors.philips.com/platforms/nexperia/media processing/
  • No related research data.
  • No similar publications.

Share - Bookmark

Cite this article