Remember Me
Or use your Academic/Social account:


Or use your Academic/Social account:


You have just completed your registration at OpenAire.

Before you can login to the site, you will need to activate your account. An e-mail will be sent to you with the proper instructions.


Please note that this site is currently undergoing Beta testing.
Any new content you create is not guaranteed to be present to the final version of the site upon release.

Thank you for your patience,
OpenAire Dev Team.

Close This Message


Verify Password:
Verify E-mail:
*All Fields Are Required.
Please Verify You Are Human:
fbtwitterlinkedinvimeoflicker grey 14rssslideshare1
Opoku Agyeman, Michael; Zong, Wen (2017)
Publisher: IEEE
Languages: English
Types: Other
Subjects: TK5103.2

Classified by OpenAIRE into

To meet the performance and scalability demands of the fast-paced technological growth towards exascale and Big-Data processing with the performance bottleneck of conventional metal based interconnects, alternative interconnect fabrics such as inhomogeneous three dimensional integrated Network-on-Chip (3D NoC) has emanated as a cost-effective solution for emerging multi-core design. However, these interconnects trade-off optimized performance for cost by restricting the number of area and power hungry 3D routers. Consequently, in this paper, we propose a low-latency adaptive router with a low-complexity single-cycle bypassing mechanism to alleviate the performance degradation due to the slow 2D routers in inhomogeneous 3D NoCs. By combining the low-complexity bypassing technique with adaptive routing, the proposed router is able to balance the traffic in the network to reduce the average packet latency under various traffic loads. Simulation shows that, the proposed router can reduce the average packet delay by an average of 45% in 3D NoCs.
  • The results below are discovered through our pilot algorithms. Let us know how we are doing!

    • [1] D. Velenis, M. Stucchi, E. Marinissen, B. Swinnen, and E. Beyne, “Impact of 3d design choices on manufacturing cost,” in IEEE International Conference on 3D System Integration (3DIC), 2009, pp. 1 - 5.
    • [2] M. O. Agyeman, A. Ahmadinia, and A. Shahrabi, “Heterogeneous 3d network-on-chip architectures: area and power aware design techniques,” Journal of Circuits, Systems and Computers, vol. 22, no. 4, p. 1350016, 2013.
    • [3] M. O. Agyeman, A. Ahmadinia, and N. Bagherzadeh, “Performance and energy aware inhomogeneous 3d networks-on-chip architecture generation,” IEEE Transactions on Parallel and Distributed Systems, vol. PP, no. 99, pp. 1-1, 2015.
    • [4] M. O. Agyeman, “A study of optimization techniques for 3d networkson-chip architectures for low power and high performance applications,” International Journal of Computer Applications, vol. 121, no. 99, pp. 1-8, 2015.
    • [5] J. Kim, C. Nicopoulos, D. Park, R. Das, Y. Xie, V. Narayanan, M. S. Yousif, and C. R. Das, “A novel dimensionally-decomposed router for on-chip communication in 3D architectures,” SIGARCH Comput. Archit. News, vol. 35, no. 2, pp. 138-149, 2007.
    • [6] J. Kim et al., “A low latency router supporting adaptivity for on-chip interconnects,” in Proceedings of DAC. ACM, 2005, pp. 559-564.
    • [7] L.-S. Peh and W. J. Dally, “A delay model and speculative architecture for pipelined routers,” in Proceedings of HPCA. IEEE, 2001, pp. 255- 266.
    • [8] Y. He et al., “Mcrouter: Multicast within a router for high performance network-on-chips,” in Proceedings of PACT. IEEE, 2013, pp. 319-330.
    • [9] T. Krishna et al., “Swift: A swing-reduced interconnect for a token-based network-on-chip in 90nm cmos,” in Proceedings of ICCD. IEEE, 2010, pp. 439-446.
    • [10] C.-H. O. Chen et al., “Smart: a single-cycle reconfigurable noc for soc applications,” in Proceedings of DATE. EDA Consortium, 2013, pp. 338-343.
    • [11] T. N. Jain, P. V. Gratz, A. Sprintson, and G. Choi, “Asynchronous bypass channels: Improving performance for multi-synchronous nocs,” in Proceedings of NOCS. IEEE, 2010, pp. 51-58.
    • [12] T. Krishna et al., “Breaking the on-chip latency barrier using smart,” in Proceedings of HPCA. IEEE, 2013, pp. 378-389.
    • [13] R. Kumar, Y. S. Yang, and G. Choi, “Intra-flit skew reduction for asynchronous bypass channel in nocs,” in Proceedings of VLSI Design. IEEE, 2011, pp. 238-243.
    • [14] R. Ausavarungnirun et al., “Design and evaluation of hierarchical rings with deflection routing,” in Proceedings of SBAC-PAD. IEEE, 2014, pp. 230-237.
    • [15] J. Kim, “Low-cost router microarchitecture for on-chip networks,” in Proceedings of Micro. ACM, 2009, pp. 255-266.
    • [16] W. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2003.
    • [17] S. Park, T. Krishna, C.-H. Chen, B. Daya, A. Chandrakasan, and L.-S. Peh, “Approaching the theoretical limits of a mesh noc with a 16-node chip prototype in 45nm soi,” in Proceedings of the 49th Annual Design Automation Conference. ACM, 2012, pp. 398-405.
    • [18] J. Kim, J. Balfour, and W. Dally, “Flattened butterfly topology for onchip networks,” in Proceedings of the 40th Micro. IEEE Computer Society, 2007, pp. 172-182.
    • [19] B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu, “Express cube topologies for on-chip interconnects,” in HPCA 2009. IEEE, 2009, pp. 163-174.
    • [20] P. Vivet, Y. Thonnart, R. Lemaire, E. Beigne, C. Bernard, F. Darve, D. Lattard, I. Miro-Panades, C. Santos, F. Clermidy, S. Cheramy, F. Petrot, E. Flamand, and J. Michailos, “8.1 a 4x4x2 homogeneous scalable 3d network-on-chip circuit with 326mflit/s 0.66pj/b robust and fault-tolerant asynchronous 3d links,” in IEEE International Solid-State Circuits Conference (ISSCC), 2016, pp. 146-147.
    • [21] L. P. Carloni, P. Pande, and Y. Xie, “Networks-on-chip in emerging interconnect paradigms: Advantages and challenges,” in ACM/IEEE International Symposium on Networks-on-Chip (NOCS), 2009, pp. 93- 102.
    • [22] T. C. Xu, G. Schley, P. Liljeberg, M. Radetzki, J. Plosila, and H. Tenhunen, “Optimal placement of vertical connections in 3d network-onchip,” Journal of Systems Architecture, vol. 59, no. 7, pp. 441 - 454, 2013.
    • [23] C. Liu, L. Zhang, Y. Han, and X. Li, “Vertical interconnects squeezing in symmetric 3D mesh Network-on-Chip,” in Asia and South Pacific Design Automation Conference (ASP-DAC), 2011, pp. 357 -362.
    • [24] M. O. Agyeman, A. Ahmadinia, and A. Shahrabi, “Efficient routing techniques in heterogeneous 3d networks-on-chip,” Parallel Computing, no. 0, pp. -, 2013.
    • [25] A. Bose, P. Ghosal, and S. P. Mohanty, “A low latency scalable 3d noc using bft topology with table based uniform routing,” in IEEE Computer Society Annual Symposium on VLSI (ISVLSI),, 2014, pp. 136-141.
    • [26] M. OpokuAgyeman, 3D Networks-on-Chip Architecture Optimization for Low Power Design. LAP LAMBERT Academic Publishing, 2015.
    • [27] M. O. Agyeman and A. Ahmadinia, “Optimised application specific architecture generation and mapping approach for heterogeneous 3d networks-on-chip,” in IEEE International Conference on Computational Science and Engineering, 2013, pp. 794-801.
    • [28] J. MacGregor Smith, “Properties and performance modelling of finite buffer m/g/1/k networks,” Comput. Oper. Res., vol. 38, no. 4, pp. 740- 754, 2011.
    • [29] S. K. Bose, An Introduction to Queuing Systems. Springer Press, 2001.
    • [30] R. Mullins, A. West, and S. Moore, “Low-latency virtual-channel routers for on-chip networks,” in Proceedings of ISCA, vol. 32. IEEE, 2004, p. 188.
    • [31] C. Sun et al., “Dsent-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling,” in Proceedings of NOCS. IEEE, 2012, pp. 201-210.
    • [32] D. U. Becker, “Efficient microarchitecture for network-on-chip routers,” Ph.D. dissertation, Stanford University, 2012.
    • [33] J. Hu and R. Marculescu, “Energy- and performance-aware mapping for regular NoC architectures,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 4, pp. 551-562, 2005.
    • [34] R. Dick, “Embedded system synthesis benchmarks suite(e3s),” ziyang. eecs.umich.edu/dickrp/e3s.
    • [35] V. Dumitriu and G. Khan, “Throughput-oriented noc topology generation and analysis for high performance socs,” VLSI, vol. 17, no. 10, pp. 1433 -1446, 2009.
  • No related research data.
  • Discovered through pilot similarity algorithms. Send us your feedback.

Share - Bookmark

Download from

Cite this article