Remember Me
Or use your Academic/Social account:


Or use your Academic/Social account:


You have just completed your registration at OpenAire.

Before you can login to the site, you will need to activate your account. An e-mail will be sent to you with the proper instructions.


Please note that this site is currently undergoing Beta testing.
Any new content you create is not guaranteed to be present to the final version of the site upon release.

Thank you for your patience,
OpenAire Dev Team.

Close This Message


Verify Password:
Verify E-mail:
*All Fields Are Required.
Please Verify You Are Human:
fbtwitterlinkedinvimeoflicker grey 14rssslideshare1
Alatise, Olayiwola M.; Olsen, Sarah H.; Cowern, Nicholas E. B.; O'Neill, Anthony G.; Majhi, Prashant (2009)
Publisher: IEEE
Languages: English
Types: Article
Subjects: QC, TK
The short-channel performance of compressively strained Si0.77Ge0.23 pMOSFETs with HfSiOx/TiSiN gate stacks has been characterized alongside that of unstrained-Si pMOSFETs. Strained-SiGe devices exhibit 80% mobility enhancement compared with Si control devices at an effective vertical field of 1 MV middotcm-1. For the first time, the on-state drain-current enhancement of intrinsic strained-SiGe devices is shown to be approximately constant with scaling. Intrinsic strained-SiGe devices with 100-nm gate lengths exhibit 75% enhancement in maximum transconductance compared with Si control devices, using only ~20% Ge (~0.8% strain). The origin of the loss in performance enhancement commonly observed in strained-SiGe devices at short gate lengths is examined and found to be dominated by reduced boron diffusivity and increased parasitic series resistance in compressively strained SiGe devices compared with silicon control devices. The effective channel length was extracted from I- V measurements and was found to be 40% smaller in 100-nm silicon control devices than in SiGe devices having the same lithographic gate lengths, which is in good agreement with the metallurgical channel length predicted by TCAD process simulations. Self-heating due to the low thermal conductivity of SiGe is shown to have a negligible effect on the scaled-device performance. These findings demonstrate that the significant on-state performance gains of strained-SiGe pMOSFETs compared with bulk Si devices observed at long channel lengths are also obtainable in scaled devices if dopant diffusion, silicidation, and contact modules can be optimized for SiGe.
  • The results below are discovered through our pilot algorithms. Let us know how we are doing!

    • Paul, "Study of single and dual channel designs of high performance strained Si/SiGe n-MOSFETs," IEEE Trans. Electron Devices, vol. 51, pp. 1245-1253, 2004.
    • V. Kesan, S. Subbanna, P. Restle, M. Tejwani, J. Altken, S. Lyer, and J. Ott, "High performance 0.25 um pMOSFETs with Silicon-Germanium channels for 300K and 77K operation," in IEDM Tech. Dig., pp.
    • N. Collaert, P. Verheyen, K. Meyer, R. Loo, and M. Caymax, "High performance Si/SiGe pMOSFETs fabricated in a standard CMOS process technology," Solid State Electron., vol. 47, pp. 1173-1177, 2003.
    • A. Lindgren, P. Hellberg, M. Haartman, D. Wu, C. Menon, S. Zhang, and M. Ostling, "Enhanced intrinsic gain of pMOSFETs with SiGe channel," in Proc. ESSDERC, pp. 175-178, 2002.
    • R. Loo, N. Collaert, P. Verheyen, M. Caymax, R. Delhougne, and K. Meyer, "Fabrication of 50 nm high performance strained SiGe pMOSFETs with selective epitaxial growth," Appl. Surf. Sci., vol. 224, pp.
    • S. Maikap, J. Lee, D. Yim, R. Mahapatra, S. Ray, J. Song, Y. No, and W. Choi, "Physical and electrical properties of ultrathin HfO2/HfSixOy stacked gate dielectrics on compressively strained Si0.74Ge0.26/Si heterolayers," J. Vac. Sci. Technol. B, vol. 22, pp. 52-56, 2003.
    • C. Maiti, S. Maikap, S. Chatterjee, S. Nandi, and S. Samanta, "Hafnium oxide gate dielectric for Si1- xGex," Solid State Electron., vol. 47, pp. 1995-2000, 2003.
    • Z. Shi, D. Onsongo, K. Onishi, J. Lee, and S. Banerjee, "Mobility enhancement in surface channel SiGe PMOSFETs With HfO2 gate dielectrics," IEEE Electron Device Lett., vol. 24, pp. 34-36, January 2003 2003.
    • Z. Shi, D. Onsongo, and S. Banerjee, "Mobility and performance enhancement on compressively strained SiGe channel pMOSFETs," Appl. Surf. Sci, vol. 224, pp. 248-253, 2004.
    • Danas, L. Brevard, A. Toffoli, P. Besson, F. Martin, Y. Morand, and S. Delonibus, "55 nm high mobility SiGe(:C) with HfO2 gate dielectric and TiN metal gate for advanced CMOS," in symp. on VLSI Tech.
    • Dig., pp. 42-43, 2004.
    • O. Weber, J. Damlencourt, F. Andrieu, and F. Ducroquet, "Fabrication and mobility characterisitics of SiGe surface channel pMOSFETs with HfO2/TiN gate stack," IEEE Trans. Electron Devices, vol. 53, pp.
    • 449-456, March 2006 2006.
    • D. Wu, S. Person, A. Lindgren, G. Sjoblom, P. Hellstrom, J. Olsson, S. Zhang, M. Ostling, E. Ahlgren, W. Li, and M. Touminen, "ALD Metal Gate/High K Gate Stack for Si and SiGe Surface Channel PMOSFETs." D. Wu, J. Lu, H. Radamson, P. Hellstrom, Q. Zhang, M. Ostling, E. Ahlgren, E. Tois, and M. Tuominen, "Influence of surface treatment prior to ALD high k dielectrics on the performance of SiGe surface channel pMOSFETs," IEEE Electron Device Lett., vol. 25, pp. 289-291, May 2004 2004.
    • H Harris, P Kalra, P Majhi, M Hussain, D Kelly, J Oh, D He, C Smith, J Barnett, P Kirsch, G Gebara, J Jur, T Ma, G Sung, S Thompson, B Lee, H Tseng, and R. Jammy, "Band engineered low PMOS Vt with high-k/metal gate featured in a dual channel CMOS integration scheme," in symp. on VLSI Tech. Dig., pp. 154-155, 2007.
    • O. Sullivan, V. Kaushik, J. Everaert, L. Trojan, L. Ragnarsson, L. Pantisano, E. Rohr, S. DeGendt, and M. Heyns, "Effectiveness of Nitridation of Hafnium Silicate Dielectrics: A Comparison Between Thermal and Plasma Nitridation," IEEE Trans. Electron Devices, vol. 54, pp. 1771-1775, 2007.
    • G. Nicholas, D. Brunco, A. Dimoulas, J. Steenbergen, F. Bellenger, M. Houssa, M. Caymax, M. Meuris, Y. Panayiotatos, and A. Sotiropoulus, "Germanium MOSFETs with CeO2/HfO2/TiN gate stacks," IEEE Trans. Electron Devices, vol. 54, pp. 1425-1430, June 2007 2007.
    • N. Wu, Q. Zhang, N. Balasubramanian, D. Chan, and C. Zhu, "Characterisitics of Self Aligned Gate First Ge p and n Channel MOSFETs Using CVD HfO2 Gate Dielectric and Si Surface Passivation," IEEE Transactions on Electron Devices, vol. 54, pp. 733-741, April 2007 2007.
    • K. Onishi, C. Kang, R. Choi, H. Cho, and S. Gopalan, "Improvement of surface carrier Mobility of HfO2 MOSFETs by high temperature forming gas annealing," IEEE Trans. Electron Devices, vol. 50, pp. 384-390, February 2003 2003.
    • D. Schroeder, "Semiconductor material and device characterization," Wiley, 1998.
    • Bull, "Impact of strained Si thickness and Ge out-diffusion on gate oxide quality for strained Si surface channel n-MOSFETs," IEEE Trans. Electron Devices, vol. 53, pp. 1142-1152, 2006.
    • K. Kwa, S. Chattopadhyay, S. Olsen, A. O'Neill, L. Driscoll, and A. O'Neill, "Optimisation of channel [25] [26] [27] [28] [29] [30] [31] [32] [33] [34] [35] [36] [37] [38] [39] [40] [41] [42] thickness in Strained Si/SiGe MOSFETs," in Proc. ESSDERC, 2003.
    • M. Hartman, G. Malm, and M. Ostling, "Comprehensive Study of Low Frequency Noise and Mobility in Si and SiGe pMOSFETs with High-k Gate Dielectrics and TiN Gate," Trans Electron Dev, vol. 53, pp.
    • Radosavljevic, and R. Chau, "Advanced Si and SiGe strained channel NMOS and PMOS transistors with high k/metal gate stack," IEEE BCTM, vol. 194-197, 2004.
    • Deleonibus, "75 nm damascene metal gate and high k integration for advanced CMOS devices," in IEDM Tech. Dig., 2002.
    • F. Lime, K. Oshima, M. Casse, G. Ghibaudo, S. Christoloveanu, B. Guillamourt, and H. Iwai, "Carrier mobility in advanced CMOS devices with metal gate and HfO2 gate dielectric," Solid State Electron., vol. 47, pp. 1617-1621, 2003.
    • Appl. Phys., vol. 89, pp. 980-987, 2001.
    • N Zangenberg, J Pedersen, J Hansen, and N. Larsen, "Boron and phosphorus diffusion in strained and relaxed Si and SiGe," J. Appl. Phys., vol. 94, pp. 3883-3890, 15 September 2003 2003.
    • Rev. Lett., vol. 72, pp. 2585-2588, 30 November 1994 1994.
    • 47, pp. 160-169, 2000.
    • J Huang, Z Liu, M Jeng, P Ko, and C. Hu, "A physical model for MOSFET output resistance," in IEDM Tech. Dig., pp. 569-572, 1992.
    • J Liu and M. Ozturk, "Nickel germanosilicide contacts formed on heavily boron doped SiGe sourcedrain junctions for nanoscale CMOS," IEEE Trans. Electr. Devices, vol. 52, pp. 1535-1540, 2005.
    • K Pey, W Choi, S Chattopadhyay, H Zhao, F Fitzgerald, and D. Antoniadis, "Thermal reaction of nickel and SiGe alloy," J. Vac. Sci. Technol, vol. 20, pp. 1903-1910, 2002.
    • A Saha, S Chattopadhyay, and C. Maiti, "Contact metallization on strained Si," Solid State Electron., vol. 48, pp. 1391-1399, 2004.
    • S. Zhang, "Nickel based contact metallization for SiGe MOSFETs: progress and challenges," Microelectronic Engineering, vol. 70, pp. 174-185, 2003.
    • J. Shim, H. Oh, H. Choi, T. Sakaguchi, H. Kurino, and M. Koyanagi, "SiGe elevated source/drain structure and nickel contact layer for 0.1 um MOSFET fabrication," Appl. Surf. Sci, vol. 224, pp. pp 260-264, 2004.
    • K. Lim and X. Zhou, "A Physically Based Semi-Empirical Series Resistance Model for DeepSubmicron MOSFET I-V Modelling," IEEE Trans. Electron Devices, vol. 47, pp. 1300-1302, 2000.
    • R. Langevelde and F. Klaassen, "Effect of gate field dependent mobility degradation on distortion analysis in MOSFETs," IEEE Trans. Electron Devices, vol. 44, pp. 2044-2052, 1997.
    • K. Rim, J. Hoyt, and J. Gibbons, "Analysis and fabrication deep submicron strained Si n-MOSFETs," IEEE Trans. Electron Devices, vol. 47, pp. 1406-1415, 2000.
    • K. Ikeda, Y. Yamashitta, A. Endoh, T. Fukano, K. Hikosaka, and T. Mimura, "50 nm gate schottky source/drain pMOSFETs with a SiGe channel," IEEE Electron Device Lett., vol. 23, pp. 670-672, 2002.
    • J. Dismukes, L. Ekstrom, E. Steigmeier, I. Kudman, and D. Beers, "Thermal and electrical properties of heavily doped Ge-Si alloys up to 1300 K," J. Appl. Phys., vol. 35, pp. 2899-2907, 1964.
    • R. Agaiby, Y. Yang, S. H. Olsen, A. G. O'Neill, G. Eneman, P. Verheyen, R. Loo, and C. Claeys, "Quantifying Self-Heating Effects with Scaling in Globally Strained Si MOSFETs," Solid-State Electron., vol. 51, pp. 1473-1478, 2007/0 2007.
    • W Jin, W Liu, S Fung, P Chan, and C. Hu, "SOI thermal impedance extraction methodology and its significance for circuit simulation," IEEE Trans. Electron Devices, vol. 48, pp. 730-736, 2001.
    • 1 ) - VGS-VTH=0.5 V
  • No related research data.
  • No similar publications.

Share - Bookmark

Cite this article