LOGIN TO YOUR ACCOUNT

Username
Password
Remember Me
Or use your Academic/Social account:

CREATE AN ACCOUNT

Or use your Academic/Social account:

Congratulations!

You have just completed your registration at OpenAire.

Before you can login to the site, you will need to activate your account. An e-mail will be sent to you with the proper instructions.

Important!

Please note that this site is currently undergoing Beta testing.
Any new content you create is not guaranteed to be present to the final version of the site upon release.

Thank you for your patience,
OpenAire Dev Team.

Close This Message

CREATE AN ACCOUNT

Name:
Username:
Password:
Verify Password:
E-mail:
Verify E-mail:
*All Fields Are Required.
Please Verify You Are Human:
fbtwitterlinkedinvimeoflicker grey 14rssslideshare1
Hassen, F; Mhamdi, L (2016)
Publisher: IEEE
Languages: English
Types: Other
Subjects:
The switch fabric in a Data-Center Network (DCN) handles constantly variable loads. This is stressing the need for high-performance packet switches able to keep pace with climbing throughput while maintaining resiliency and scalability. Conventional multistage switches with their space-memory variants proved to be performance limited as they do not scale well with the proliferating DC requirements. Most proposals are either too complex to implement or not cost effective. In this paper, we present a highly scalable multistage switching architecture for DC switching fabrics. We describe a three-stage Clos packet-switch fabric with Output-Queued Unidirectional NoC (OQ-UDN) modules and Round-Robin packets dispatching scheme. The proposed OQ Clos-UDN architecture avoids the need for complex and costly input modules and simplifies the scheduling process. Thanks to a dynamic packets dispatching and the multi-hop nature of the UDN modules, the switch provides load balancing and path-diversity. We compared our proposed architecture to state-of-the art previous architectures under extensive uniform and non-uniform DC traffic settings. Simulations of various switch settings have shown that the proposed OQ Clos-UDN outperforms previous proposals and maintains high throughput and latency performance.
  • The results below are discovered through our pilot algorithms. Let us know how we are doing!

    • [1] N. I. Chrysos, “Request-Grant scheduling for Congestion Elimination in Multi-Stage Networks,” Crete University, 2006, Tech. Rep.
    • [2] C. Clos, “A Study of Non-Blocking Switching Networks,” Bell System Technical Journal, vol. 32, no. 2, pp. 406-424, 1953.
    • [3] F. M. Chiussi, J. G. Kneuer, and V. P. Kumar, “Low-cost scalable Switching Solutions for Broadband Networking: the ATLANTA architecture and chipset,” IEEE, vol. 35, no. 12, pp. 44-53, 1997.
    • [4] Z. Dong and R. Rojas-Cessa, “Non-blocking Memory-MemoryMemory Clos-network packet switch,” in Sarnoff Symposium, 2011 34th IEEE. IEEE, 2011, pp. 1-5.
    • [5] K. Goossens, L. Mhamdi, and I. V. Senin, “Internet-router buffered crossbars based on Networks-on-Chip,” in Digital System Design, Architectures, Methods and Tools, 2009. 12th Euromicro Conference on. IEEE, 2009, pp. 365-374.
    • [6] X. Li, Z. Zhou, and M. Hamdi, “Space-Memory-Memory architecture for Clos-Network Packet Switches,” in ICC 2005. IEEE, 2005, pp. 1031-1035.
    • [7] F. Hassen and L. Mhamdi, “A Multi-Stage Packet-Switch Based on NoC Fabrics for data center networks,” in Globecom Workshops (GC Wkshps), 2015. IEEE, 2015, p. in press.
    • [8] E. Bastos, E. Carara, D. Pigatto, N. Calazans, and F. Moraes, “MOTIM-A Scalable Architecture for Ethernet Switches,” in VLSI, 2007. ISVLSI'07. IEEE, 2007, pp. 451-452.
    • [9] F. Moraes, N. Calazans, A. Mello, L. Mo¨ller, and L. Ost, “HERMES: An infrastructure for low area overhead Packet-Switching Networks on Chip,” INTEGRATION, the VLSI journal, vol. 38, no. 1, pp. 69-93, 2004.
    • [10] T. Karadeniz, L. Mhamdi, K. Goossens, and J. Garcia-Luna-Aceves, “Hardware design and implementation of a Network-on-Chip based load balancing switch fabric.” in ReConFig, 2012, pp. 1-7.
    • [11] L. Mhamdi, K. Goossens, and I. V. Senin, “Buffered Crossbar Fabrics Based on Networks on Chip.” in CNSR, 2010, pp. 74-79.
    • [12] A. Bitar, J. Cassidy, N. Enright Jerger, and V. Betz, “Efficient and programmable Ethernet switching with a NoC-enhanced FPGA,” in Proceedings of the tenth ACM/IEEE symposium on Architectures for Networking and Communications Systems. ACM, 2014, pp. 89-100.
    • [13] T. Karadeniz, A. Dabirmoghaddam, Y. Goren, and J. Garcia-LunaAceves, “A New Approach to Switch Fabrics based on Mini-Router Grids and Output Queueing,” in Computing, Networking and Communications (ICNC), 2015 International Conference on. IEEE, 2015, pp. 308-314.
  • No related research data.
  • No similar publications.

Share - Bookmark

Funded by projects

  • EC | SCALE

Cite this article