Remember Me
Or use your Academic/Social account:


Or use your Academic/Social account:


You have just completed your registration at OpenAire.

Before you can login to the site, you will need to activate your account. An e-mail will be sent to you with the proper instructions.


Please note that this site is currently undergoing Beta testing.
Any new content you create is not guaranteed to be present to the final version of the site upon release.

Thank you for your patience,
OpenAire Dev Team.

Close This Message


Verify Password:
Verify E-mail:
*All Fields Are Required.
Please Verify You Are Human:
fbtwitterlinkedinvimeoflicker grey 14rssslideshare1
Vipin, Kizheppatt; Fahmy, Suhaib A. (2014)
Publisher: IEEE
Languages: English
Types: Article
Subjects: TK, QA76
New hybrid FPGA platforms that couple processors with a reconfigurable fabric, such as the Xilinx Zynq, offer an alternative view of reconfigurable computing where software applications leverage hardware resources through the use of often reconfigured accelerators. For this to be feasible, reconfiguration overheads must be reduced so that the processor is not burdened with managing the process. We discuss partial reconfiguration (PR) on these architectures, and present an open source controller, ZyCAP, that overcomes the limitations of existing methods, offering more effective use of hardware resources in such architectures. ZyCAP combines high-throughput configuration with a high-level software interface that frees the processor from detailed PR management, making PR on the Zynq easy and efficient.
  • The results below are discovered through our pilot algorithms. Let us know how we are doing!

    • [1] UG585: Zynq-7000 All Programmable SoC Technical Reference Manual, Xilinx Inc., Mar. 2013.
    • [2] K. Vipin and S. Fahmy, “A high speed open source controller for FPGA partial reconfiguration,” in Proceedings of the International Conference on Field Programmable Technology (FPT), 2012, pp. 61-66.
    • [3] UG702: Partial Reconfiguration User Guide, Xilinx Inc., Oct. 2010.
    • [4] E. El-Araby, I. Gonzalez, and T. El-Ghazawi, “Exploiting partial run-time reconfiguration for high-performancee reconfigurable computing,” ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol. 1, no. 4, pp. 21:1-21:23, Jan. 2009.
    • [5] M. Gokhale, P. Graham, E. Johnson, N. Rollins, and M. Wirthlin, “Dynamic reconfiguration for management of radiation-induced faults in FPGAs,” in Proceedings of International Parallel and Distributed Processing Symposium, 2004, p. 145.
    • [6] S. Liu, R. N. Pittman, A. Forin, and J. Gaudiot, “On energy efficiency of reconfigurable systems with run-time partial reconfiguration,” in IEEE International Conference on Application-specific Systems Architectures and Processors (ASAP), 2010, pp. 265-272.
    • [7] ZedBoard : Hardware User's Guide, Jan. 2013.
    • [8] K. Vipin and S. A. Fahmy, “Automated partial reconfiguration design for adaptive systems with CoPR for Zynq,” in Proceedings of International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2014.
    • [9] Zycap. [Online]. Available: https://github.com/archntu/zycap
  • No related research data.
  • No similar publications.
  • BioEntity Site Name

Share - Bookmark

Cite this article