Remember Me
Or use your Academic/Social account:


Or use your Academic/Social account:


You have just completed your registration at OpenAire.

Before you can login to the site, you will need to activate your account. An e-mail will be sent to you with the proper instructions.


Please note that this site is currently undergoing Beta testing.
Any new content you create is not guaranteed to be present to the final version of the site upon release.

Thank you for your patience,
OpenAire Dev Team.

Close This Message


Verify Password:
Verify E-mail:
*All Fields Are Required.
Please Verify You Are Human:
fbtwitterlinkedinvimeoflicker grey 14rssslideshare1
Samsudin, K.; Cheng, B.; Brown, A.R.; Roy, S.; Asenov, A. (2005)
Publisher: Institute of Electrical and Electronics Engineers
Languages: English
Types: Other
Subjects: TK

Classified by OpenAIRE into

Intrinsic parameter fluctuations steadily increases with CMOS technology scaling. Around the 90nm technology node, such fluctuations will eliminate much of the available noise margin in SRAM based on conventional MOSFETs. Ultra thin body (UTB) SOI MOSFETs are expected to replace conventional MOSFETs for integrated memory applications due to superior electrostatic integrity and better resistant to some of the sources of intrinsic parameter fluctuations. To fully realise the performance benefits of UTB SOI based SRAM cells a statistical circuit simulation methodology which can fully capture intrinsic parameter fluctuation information into the compact model is developed. The impact on 6T SRAM static noise margin characteristics of discrete random dopants in the source/drain regions and body-thickness variations has been investigated for well scaled devices with physical channel length in the range of 10nm to 5nm. A comparison with the behaviour of a 6T SRAM based on a conventional 35nm MOSFET is also presented.
  • The results below are discovered through our pilot algorithms. Let us know how we are doing!

    • [1] J. B. Kuang, S. Ratanphanyarat, et al., “SRAM bitline circuits on PD SOI: Advantages and concerns,” IEEE Journal of Solid-State Circuits, vol. 32, June 1997.
    • [2] B. Doris, M. Ieong, T. Kanarsky, Y. Zhang, and R. A. Roy, “Extreme scaling with ultra-thin Si channel MOSFETs,” in Proc. IEDM, pp. 267-270, IEEE, 2002.
    • [3] A. J. Bhavnagarwala, X. Tang, and J. D. Meindl, “The impact of intrinsic device fluctuations on CMOS SRAM cell stability,” IEEE Journal of SolidState Circuits, vol. 36, April 2001.
    • [4] K. Samsudin, B. Cheng, et al., “Impact of body thickness fluctuation in nanometre scale UTB SOI MOSFETs on SRAM cell functionality,” in 6th European Conference on Ultimate Integration of Silicon, (Bologna, Italy), pp. 45-48, April 2005.
    • [5] B. Cheng, S. Roy, and A. Asenov, “The impact of random doping effects on CMOS SRAM cell,” in ESSCIRC, 2004.
    • [6] A. R. Brown, F. Adamu-Lema, and A. Asenov, “Intrinsic parameter fluctuations in nanometre scale thin-body SOI devices introduced by interface roughness,” Superlattices and Microstructures, vol. 34, pp. 283-291, 2003.
    • [7] A. Asenov, A. R. Brown, et al., “Hierarchical approach to atomistic 3-d mosfet simulation,” IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 18, November 1999.
    • [8] P. G. Drennan and C. C. McAndrew, “Understanding MOSFET mismatch for analog design,” IEEE Journal of Solid-State Circuits, vol. 38, March 2003.
    • [9] P. Su, An International Standard Model for SOI Circuit Design. PhD thesis, Electrical Engineering and Computer Science, University of California, Berkeley, 2002.
    • [10] E. Seevinck, F. List, and J. Lohstroh, “Static-noise margin analysis of MOS SRAM cells,” IEEE Journal of Solid-State Circuits, vol. 22, October 1987.
    • [11] P. Stolk, H. Tuinhout, et al., “CMOS device optimization for mixed-signal technologies,” Tech. Digest IEDM, pp. 215-218, 2001.
    • [12] “International Technology Roadmap for Semiconductors,” 2003.
  • No related research data.
  • No similar publications.

Share - Bookmark

Cite this article